

IFW

Attorney's Docket No. 42P15685
Confirmation No.: 6439

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:

Scott A. Hareland, et al.

Application No.: 10/607,769

Filed: June 27, 2003

For: Nonplanar Semiconductor Device with
Partially or Fully Wrapped Around Gate
Electrode and Methods of Fabrication

Examiner: Unassigned

Art Unit: 2812

Mail Stop Amendment
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Enclosed is a copy of Information Disclosure Citation Form PTO-1449 or PTO/SB/08 together with copies of the documents cited on that form, except for copies not required to be submitted (e.g., copies of U.S. patents and U.S. published patent applications). It is respectfully requested that the cited documents be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 or PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to MS: Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on February 14, 2006
(Date of Deposit)

Dianne Neathery

(Typed or printed name of person mailing correspondence)

Dianne Neathery 2/14/06
(Signature of person mailing correspondence)

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement is material to patentability.

Pursuant to 37 C.F.R. § 1.97, this Information Disclosure Statement is being submitted under one of the following (as indicated by an "X" to the left of the appropriate paragraph):


- X 37 C.F.R. §1.97(b).
- 37 C.F.R. §1.97(c). If so, then enclosed with this Information Disclosure Statement is one of the following:
- A statement pursuant to 37 C.F.R. §1.97(e) or
- A check for \$180.00 for the fee under 37 C.F.R. § 1.17(p).
- 37 C.F.R. §1.97(d). If so, then enclosed with this Information Disclosure Statement are the following:
- (1) A statement pursuant to 37 C.F.R. §1.97(e); and
 - (2) A check for \$180.00 for the fee under 37 C.F.R. §1.17(p) for submission of the Information Disclosure Statement.

If there are any additional charges, please charge Deposit Account No. 02-2666.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: February 14, 2006


Michael A. Bernadicou
Reg. No. 35,934

12400 Wilshire Blvd.
Seventh Floor
Los Angeles, CA 90025
(408) 720-8300

(use as many sheets as necessary)

Application Number	10/607,769
Filing Date	June 27, 2003
First Named Inventor:	Scott A. Hareland
Art Unit	2812
Examiner Name	Unassigned
Attorney Docket No.:	42P15685

Sheet	of	2
-------	----	---

[illegible]

Examiner Initials*	Cite No. ¹	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ^a
		Country Code ³ Number ⁴ Kind Code ⁵ (if known)				

Examiner Signature		Date Considered	
-----------------------	--	-----------------	--

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer.

Substitute for Form 1449/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i>				Complete if Known	
				Application Number	10/607,769
				Filing Date	June 27, 2003
				First Named Inventor:	Scott A. Hareland, et al.
				Art Unit	2812
				Examiner Name	Unassigned
Sheet	2	of	2	Attorney Docket Number	42P15685
NON PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published			T ²
		JING GUO, et al. "Performance Projections for Ballistic Carbon Nanotube Field-Effect Transistors", Applied Physics Letters, Vol. 80, No. 17, pp. 3192-3194 (April 29, 2004)			
		ALI JAVEY, et al., "High-K Dielectrics for Advanced Carbon-Nanotube Transistors and Logic Gates", Advance Online Publication, Published online, pp. 1-6 (November 17, 2002)			
		RICHARD MARTEL, et al., "Carbon Nanotube Field Effect Transistors for Logic Applications" IBM, T.J. Watson Research Center, 2001 IEEE, IEDM 01, pp. 159-162			
		DAVID M. FRIED, et al., "High-Performance P-Type Independent-Gate FinFETs, IEEE Electron Device Letters", Vol 25, No. 4, April 2004, pp. 199-201.			
		DAVID M. FRIED, et al., "Improved Independent Gate N-Type FinFET Fabrication and Characterization", IEEE Electron Device Letters", Vol. 24, No. 9, September 2003, pp. 592-594.			
		CHARLES KUO, et al. "A Capacitorless Double Gate DRAM Technology for Sub-100-nm Embedded and Stand-Alone Memory Applications", IEEE Transactions on Electron Devices", Vol. 50, No. 12, December 2003, pp. 2408-2416.			
		CHARLES KUO, et al., "A Capacitorless Double-Gate DRAM Cell Design for High Density Applications", 2002 IEEE International Electron Devices Meeting Technical Digest, December 2002, pp. 843-846			
		TAKASHI OHSAWA, et al., "Memory Design Using a One-Transistor Gain Cell on SOI", IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, November 2002, pp. 1510-1522			
		T. TANAKA, et al., "Scalability Study on a Capacitorless 1T-DRAM: From Single-Gate PD-SOI to Double-Gate FinDRAM", 2004 IEEE International Electron Devices Meeting Technical Digest, December 2004, 4 pages.			L
		T. M. MAYER, et al., "Chemical Vapor Deposition of Fluoroalkylsilane Monolayer Films for Adhesion Control in Microelectromechanical Systems" 2000 American Vacuum Society B 18(5), Sep/Oct 2000, pp. 2433-2440			
Examiner Signature				Date Considered	

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.